Design of an addressable memory controller. by Ham, Byung Woon.
Calhoun: The NPS Institutional Archive
Theses and Dissertations Thesis Collection
1987















Thesis Advisor Chin-Hwa, Lee
Approved for public release; distribution is unlimited.
T 233104

SeC^'^fy CLASS^fiCAriO\ Of- Tm.? paG?
REPORT DOCUMENTATION PAGE
Id RE?OST SECURITY CLASSifiCATlON
UNCLASSIFIED
lb RESTRICTIVE MARKINGS
li SECURITY CLASSIFICATION AUTHORITY,
20 OECLASSifiCATiON ' DOWNGRADING SCHEDULE
3 DISTRIBUTION/ AVAILABILITY OF REPORT
Approved for public release;
distribution is unlimited
4 PERFORMING ORGANIZATION REPORT NUMB£R(S) 5 MONITORING ORGANIZATION REPORT NUV8ER(S)
6d NAME OF PERFORMING ORGANIZATION




7a NAME OF MONITORING ORGANIZATION
Naval Postgraduate School
6< ADDRESS iGfy. Stitt. *rtd ZIP Cod*)
Monterey, California 93943-5000
7b ADDRESS (Gfy, State, and ZIP Code)
Monterey, California 93943-5000





9 PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER
3c ADDRESS (Cify, Sfjfe. and Z;^Cod#;
San Diego, California 92152









1 T:T!.E (Include Security CUiSiftctnon)
DESIGN OF AN ADDRESSABLE MEMORY CONTROLLER
: PERSONA^ AuTmOR(S)
HAM, Bvuns; Woon











18 SUBJECT TERMS (Continue on reverse if neceisary and identify by block number)
Content addressable memory
"5 abstraC (Continue on reverse if necessary and identify by block number)
The main memory is an essential subsystem in a Von Neumann type of
stored program machine. Because of the speed gap existence between the
processor and the main memory, there has been a constant need to
improve the main memory to achieve a better throughput. One method is
-o' use a CAM( Content Addressable Memory). It is known as a very
powerful facility for searching a particular item from a data array
rather than from conventional memory. Investigated in this thesis are
-he discussion of CAM characteristics, timing analysis, CAM controller
design and simulation results. The main results obtained in this thesis
are timing characteristics of the CAM system and design considerations
of the CA.M controller
;0 3 S"R3UT ON / AVAiL>A8lLiTY OF ABSTRACT
^^NCLASSiF'EOOjNL'MlTEO D SAME AS RPT QOTiC USERS
21 ABSTRACT SECURITY CLASSIFICATION
UNCLASSIFIED
li NAME OF SESPONSlBLE NOiVlOUAL
Chin-Hv/a, Lee
22b T408-646-2190
Area Code) 22c OFFiCi SYMBOL
e62Li
DO FORM 1473, 84 MAR 83 APR ecJition may be u$ec3 until exhausted
All other editions are obsolete
SECURITY CLASSIFICATION OF thiS PAGE
UNCLASSIFIED
Approved for public release; distribution is unlimited.




Lieutenant, Republic oTKorean Navy
B.S.. Korean Xaval Academy, 1979
B.S., Seoul National University, 1982
Submitted in partial fulfillment of the
requirements for the degree of





The main memory is an essential subsystem in a Von Neumann type of stored
program machine. Because of the speed gap existence between the processor and the
main memor>% there has been a constant need to improve the main memor\' to achieve
a better throughput. One method is to use a CAM(Content Addressable Memorv'). It
is known as a \ery powerful facility for searching a particular item from a data array
rather than from conventional memor\\ Investigated in this thesis are the discussion of
CAM characteristics, timing analysis, CAM controller design and simulation results.
The main results obtained in this thesis are timing characteristics of the CAM system
and desisn considerations of the CAM controller
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-- 1. INTRODUCTION
In digital systems, the main memor>' subsystem is essential in a Von Neumann
type of stored program machines. This is the key feature of modern computers which
allows the instructions to be held the main memory while awaiting execution. The
instructions have to be fetched to the CPU by assigning proper address signals to the
system bus.
During the past three decades, computer systems have grown from simple
conventional Von Neumann machines to complicated virtual time sharing systems.
This growth has brought profound changes in the organization of both the processor
and the memor>' system. During this period. memor>' systems have had an
improvement of about 1000 times in speed and 500 times in capacity while the
processing power of the computer has increased by a factor of 10 everv' five years.
[Ref 1]. In spite of these improvements for both the processors and the main memor>'
systems, there has been a persistent and severe mismatch between the speed of the
processor and that of the main memon*. Hence, there has been a constant need to
improve main memorv' to achieve better throughput.
A. CONVENTIONAL MEMORY SYSTEM
The main memorv- in a usual computer system has both the address register and
the data buffer register through which information is passed to the CPU. The
functional organization of the main memorv' is shown in Figure 1.1. The memorv'
consists of an array of cells for storing the information, an address register, and a data
buffer register. The data and address busses are controlled by a memorv' controller. In
small computer systems the controller may just initiate a read or write operation. In
more sophisticated systems, the memor\' control logic permits all processors in the
system to operate at full speed with minimal interference. The address bus is
unidirectional while the data bus is bidirectional. Memon." must receive an address but
may either receive data (for a write operation), or transmit data (for a read operation).
To read information out of a conventional memon,-, the system provides the address of
the cell whose contents are wanted.
A memorv' read operation similar to instruction fetch is done in sequential














Figure 1.1 Conventional Memon* System.
particular item is needed from the big data array. It takes too much time to search the
object one by one sequentially in location even though many improved methods have
been developed. When one item is needed from the data array, the total time spent for
searching depends on the size of the memorv^ in the conventional memorv' system. If
the size of the array is N, the average number of operation for searching is (N-f- 1);2
using a simple linear searching method or Log(N) using a binarv' searching method
[Ref 2].
B. CONTENT ADDRESSABLE MEMORY (CAM)
Progress in the computer industn.' generally has been guided by the principle o[
"better performance with minimum cost" that has resulted in a variety of innovative
techniques for improving the performance of the computer system [Ref 1]. These
innovation can essentially be divided into following two categories.
• Improving the performance by Increasing component speed.
• Improving the performance by architectural innovations.
However, the speed of the components is limited by technology. Hence the first
method loses its appeal eventually, and it necessitates increase of the computational
throughput by some other means. One of these methods is using C.A.M (Content
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Addressable Memon-'). sometimes called a "Distributed Logic Machine" [Ref. 3]. When
a program needs to search for a specific item in the data array, the masked target data
is broadcast to the CAM array in parallel. Each CAM cell compares this masked data
with its contents. If its contents are the same as the masked data, the tag bit is set and










































Figure 1.2 Overviews of CAM.
Since the data is broadcast to all cells, only one time memon.' access is needed in the
CAM. The number of memo r}' read operations of the CAM for the search is always
one while that of the conventional memon.' depends on the size of memoiy. This
parallel read operation is a unique characteristic of the CA.M system.
The comparand register shown in Figure 1.3 is used to hold the data to be
compared in the CA.M. The mask register allows partial matching of the data. When
a portion o( a memor>" word is needed, corresponding bits of the mask register are set
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to high while the other bits are set to low. The comparand register, modified by the
masked bits, are broadcast to the CAM array. From Figure 1.3, if the jth bit of the
mask, is zero, neither match line Ml; nor MZ; will be activated. If mask contains 1 in
this position, then depending on whether the comparand has or 1 stored there, one of
the match lines will be asserted and the other will be left inactive. These two match
lines. Ml: and MZ;, go to the jth bit of every CAVI cell. The above relationship can
be expressed in the following question.
(Mlj.S,j) + (MZj.Sij)
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Thoe Lirwj Go lo Each Cell o( Mfmorv
Figure 1.3 Masked Data Generation Circuitn.'.
If the system looking for an one and Sj: is zero, then a mismatch signal will be
generated at this bit position and passed down the mismatch signal line through the
next row of cells to reset the tag bit of this cell. If a word stored in this cell disagrees
with the comparand at more than one bit position for which the mask contains ones.
the effect is the same as if only one bit mismatch occured. If a word agrees with the
contents of the comparand register only m a place or places where the mask register
contains zeros then no mismatch signal is generated and the tag bit of that word
remains set.
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1. CAM Reading Operation
To select a particular word for reading in a conventional memor>', we need to
present the address to the system. But in a CAVI there is no address associated with a
cell. All we have to distinguish one cell from another is whether or not they are
responders, i.e., have their tag bits set on. We will therefore make a virtue out of
necessity and arrange to read out the contents of any cell that is a responder. If more
than one word is a responder the read lines (R- in Figure 1.4) will contain the logical
OR of the contents of all responders. The diagram of CAM reading is shown in Figure
1.5.
2. CAM Writing
The basic CAM writing operation is Multiwrite. This is an ability to write, in
parallel, into as many words as pointed by the responders, all at the same time. Just as
we used the responder, nonresponder distinction to reset the cell to be read from, the
same criterion can be used to decide which words are to be wntten into. Figure 1.6
shows the write circuits at each bit of memor>'.
If we wish to write a one into the jth bit of all responders we energize the Wl- line.
Where the responder lines are energized, a one will be stored. Where the responder
line is not energized, no change in the information stored will take place. If we don't
wish to write into some particular bit of the responders we simply don't energize either
the Wl or the WZ line of that bit. Another method to write data into the CA.M is to
use a decoder. The function of the decoder is to set the responder's tag bit before
writing a particular datum into the CAM. Using a decoder, data can be written into
any position of the CAM system.
3. SET Operation
Setting the tag bits of the responders is needed in another read cycle since the
all tag bits were already cleared in the previous read cycle by the SELECT FIRST
operation. This requires some circuitn.'. Figure 1.7 shows a line called the SET line
which runs to the set input of each and even.' tag bit. When energized by the
controller, it will turn on all the tag bits.
4. SELECT FIRST Operation
It is possible that more than one cell of the memorv* responds to some search.
Further, there will be occasions when we wish to single out just one of these
responders and deal with it alone. To provide this capability, we organize the cells of
the memorv' to the extent that each cell has a predecessor and a successor. In this
14
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Figure 1.4 The Memor>' Array of a CAM.
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Figure 1.5 CAM Read Operation.
sense, there is always an "earliest" or "rirst"responder, the closest one to the top of the
CAM array. Using the circuit of Figure 1.7, the SELECT FIRST operation is
supported. This turns off the tag bit of any cell whose predecessor, the predecessor of
whose predecessor, or indeed any of whose "ancestors" is on. Then the SOME/NONE
line at the point labelled "a" will have no signal on it because no earlier cell has a tag
bit turned on. But at point "b" and at all following cells the SOME, NONE line will be
energized by the fact that T: = 1. Then when the select first line is energized, each of
these succeeding tag bits will be reset just as if they had held a mismatch. The
SOME NONE line is also used to tell the controller that some, or none. o[ the cells
have their tag bits set.
C. OUTLINE OF THIS THESIS
In this thesis, the SCALD system is used as a CAD tool. All circuits and their
timing diagrams are extracted from the results of the SCALD system. The analysis of
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Figure 1.6 Write Circuits for CAM.
combined together to build a CAM system. This is possible because the SCALD
system provides a hierarchical design environment.
In Chapter II, each block is built and combined to make the total CAM. The
timing characteristics of^ each block will be discussed and those of the CAM are
considered in Chapter III. Also, the CAM simulation will be done with results of the
timing analysis. In Chapter IV, the CAM controller design is discussed because of the
difference between the CAM read and the write cycle time. Using timings of the
standard bus in the PROLOG system with a Z-SO rrucroprocessor and four word CAM.
the simulation is done in Chapter V. This is a timing adaptation of the CAM system
to the CPU. Finally, a conclusion will be presented. This thesis also contains
appendices which provide the listing of the CAM simulation programs for the SCALD














Figure 1.7 SELECT FIRST Operation in the RESPONDER.
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• Desisn of a simple CAM svstem with a CAD tool bv usins a hierarchical desien
concepts.
• CAM Read, Write cycle timings.
• CAM Controlter d^sisn consideration based on the results of the CAM timing
analysis.
• Throu2hput analvsis of the CAM and the Conventional memory system in both
the read the write cvcles.
19
-- - 41. DESIGN OF THE CAM
A. OUTLINE OF THE CAM DESIGN
The SCALD system allows hierarchical designs. IF one portion of the logic
circuit can be separated out as a block, it can be used repeatedly by calling that part in
other circuit designs. The CAM circuit in this thesis is built using this hierarchical
concept. There are four major blocks in the CAM. Their names and functions are
• CELL - - individual memor\' cell including matching circuitr\'.
• FACE - - senerates masked sisnals bv receiving WR. RD, mask and
comparand, ft supplies them to all"column'CELLs.
• DECODER - - address decoder.
• RESPONDER - - brain of the CAM svstem. Contains tas bit to do read'write
operation bv receiving SELECT FIRST. SET. MISMATCH, and SELECT
sisnals. Also the RESPONDER does the SELECT FIRST operation during
tlfe read cycle.
The number of CELLs are dependent on the total CAM size and can be
calculated by multiplying the word length (N) with the number of words (M). The
total number of FACEs are the same as word length (N) while that of the
RESPONDER are a linear function of the number of word (M). Only one DECODER




As shows in Figure 2.1 the FACE circuit produces masked data bits by
receiving comparand and mask bits as operands and RD or WR as the enable signal.
The outputs of FACE. Wl and WO for write cycle, and MO and Ml for read cycle, are
passed to all column CELLs.
2. DECODER Circuit
The basic function of the DECODER circuit is address decoding. The inputs
of the DECODER are addresses and the enable signal (DEN). It generates proper
decoded signals and passes them to the RESPONDER while the enable signal is high.
The Inverter which is connected to the output pins of the LS13S shown in Figure 2.4
change the active low signals to high the RESPONDER requires high when active.
20
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Figure 2.2 FACE Body.
This DECODER can handle a three address bus only, but it can be expanded by
cascading and parallel connection. The DECODER need not be activated during the











































Figure 2.4 DECODER Circuit.
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: CELL Body
"--: :.-:.: :\-.::.:'.5 of the IHIL circuit ire .r.: ;:—.atioii siore and macching
:r;: ;.;-; I ..rr.; ::.t '—.le cycle, the RIN. ^'hich is the same as RO in tlie
?.E f 7 I ~ r E ?v. ~iv re h:g- S •-e -.-ant to write data into this row cells. With Wl and
W'i -•-:- ire : .: : ..-.r-is ::":r.r ?A Zz. the data is stored in the CEll, circuit-
;- :.-: :e:: jyde, the high state of RIN is transfered from the RESPONDER
which was se: :: high by the SET signal. But. the high RIN is meaningless at this time
:r-:_;: -...^ ~ ;:. SET turns on all tag bits in the RESPOXDE?.. The information
-. . '.
:'.
--.-.i ::.: :-5 ~:iy ?-e garbage because the contents of all CElli
irrzi: :-. •..-.: i::: :_.- •.-_:: ^zr. :- I -. gate (3P). Ml and MO are used to decide the
f'.i'.-i " TSMATCH ..: : :. -.-e pre^-ious row MISXLATCH outputs. The status
of the MISMATCH is transfered to tlie ?.E 5PONDER via. the next row CELLs. By
c::-.i_-z :r.z ;-:rr: -.; :.;:._. r. '..-.i ?.HSPONT)EEl^ which is denoted as RIN in Figure
2-6. the data line Z? . r. :._f ".-; iz:;:;: 11:1.
If the data desired to read and masked in the FACE >vith the comparand and mask, bits
did net match with the contents of the celL only zeros appear on the data bus. It is
because the high MIS\LATCH clears aE RESPOND ERs' tag bits and no active RO is
transmitted to the CELLs-
- 7.IS PONDER Circuit
The R.E.S^O^-^DE?. is the most complicated part of the CAM system. The
fiaactions of the RESPONDER are :
• To venerate a read or write enable >iz-al which is designated as RO bv the
?Er SELECT. \[IS\LA.TCH and SELECT FIRST with QIN.
• 7: ren'-rm ihe tas bit clear areraticn tf ihe SF and the QIN. which are the



















Figure 2.6 CELL Circuit.
From Figure 2.8, the SELECT is an active high input signal which comes from
the DECODER during the write cycle only. When the SELECT is high, RS Latch 1
(9P) is set to high and RS Latch 2 (SP) is reset to low. This operation is needed to









Figure 2.7 RESPONDER Body.
The high RO is transfered to the column CELLs to do the write operation. When
SELECT comes to low, RS Latch 1 becomes low, and RS Latch 2 stays low, and RO























Figure 2.8 RESPONDER Circuit.
stays high until the other signal is activated to reset this Latch. This high RO may
cause errors in another write cycle because if WO and Wl are already high, this
undesired high RO can change the contents of the row CELLs by overwriting the
information. So the RS Latch reset operation is needed after the SELECT returns to
low.
In the read cycle, the SET signal first goes to high to set the tag bits in the
RESPONDER and generate the high RO signal. When the SET returns back to low,
the RS Latch 2 stays high until the MISMATCH or the combination of SF and QIN
are high. The MISMATCH signal may go high if both MO and Ml are unmatched
with the contents of the CELLs or low if matched. The RS Latch is cleared if the
MISMATCH is high or remams high if the MISMATCH is low. At this time, the SF
signal goes to high to perform the SELECT FIRST operation after the last stage
QOUT is available through the OR gates. The SELECT FIRST operation produces
only one high RO signal in the RESPONDERs if many high tag bits exist and this high
RO is transmitted to the RIN of the CELLs to read the desired information. If all row
CELLs' MISMATCH signals are high, all tag bits are cleared and only zeros appear
on the data bus.
25
TABLE 1
SIGNALS-AND THEIR ACTIVE VALUES IN THE RESPONDER
WRITING CYCLE READING CYCLE
• Signal Name Default Signal Name Default
RO H RO H





C. THE CAM DESIGN
Because all blocks were already designed in the previous sections, the CAVI
system can be built by using these DECODER, CELL, FACE and RESPONDER
blocks. All those block parts have their own bodies and each body represents its own
circuits. All pin names of the body were carefully assigned for the connection of other
bodies, including itself. In this thesis, four word CAM, whose word length is one byte,
was built. This four word CAM system will be used for performance analysis and
timing simulation in the following Chapters. The total number of the CELLs is 32,
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Fieure 2.10 CAM Svstem Diagram.
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- IH. GAM PERFORMANCE ANALYSIS
In this Chapter, the CAM system timing is analyzed. This step is necessan' for
designing a CAM controller in the following Chapter. The timing values discussed in
this Chapter are extracted from the SCALD system Verification step. The whole CAM
system timing values are discussed using the studied results. Then the CAM simulation
is presented. The restrictions of the CAM system are discussed from the results of the
CAM simulation.
A. CAM TIMING ANALYSIS
1. Write Cycle Timing Analysis
ij. FACE Write Cycle Timing Analysis
As shown in Figure 2.6, 2- Inverter and 1-AND gate delay is needed to
generate the masked signals in the FACE circuit. Even though the comparand and the
mask, are available, the outputs of the FACE are inactive until low WR or low RD is










Figure 3.1 F.ACE Tinung Diagram in the Write Cycle.
b. CELL Write Cycle Timing Analysis
To write information into the cell, the address has to be decoded in the
DECODER, and RO which is generated in the RESPONDER by the SELECT signal
goes high. Information can not be written into the CELL until the RIN is high
because the inputs of the RS Latch do not affect the contents of the CELL by keeping











Figure 3.2 CELL Timing Diagram in the Write Cycle.
c. RESPONDER Timing Diagram Analysis in the Write Cycle
In the RESPONDER, the tag bit is turned on by receiving the high
SELECT signal from the DECODER during the write cycle. The total delay time of
the RESPONDER in the write cycle is measured as 58 ns. All other signals are
inactive in this period and do not aflect the tag bit.
d. DECODER Timing Analysis in the Write Cycle
Through LS138 and Inverter, the output of the DECODER is available at




















Figure 3.4 DECODER Timing Diagram in the Write Cycle.
TABLE 2






e. CAM Timing Analysis in the Write Cycle
The CAM writing operation can be sequenced as follows:
a. First applv the address to the DECODER to produce the SELECT sienal for
the RE^ONDERs.
b. Usin2 the hish SELECT sisnal. RO becomes hiah in the RESPONDER and is
passed to the~row CELLs.
c. The F.ACE generates WO and Wl
d. Information is stored into the CELL using the above Wl. WO and RIN.
But as mentioned before, the masked WO and Wl signal do not change the
contents of the cell until RIN is active. So. step b) and c) or step a) and c) can be
overlapped if the FACE enable signal (WR) is applied properly. As a result, the
31
sequence of the CAM writing can be reduced to 3 steps. In this thesis, step b) and c)
are overlapped and this overlapping relationship is explained in Table 3.
TABLE 3
WRITING SEQUENCE AND THE ACTIVE SIGNAL NAME
a DECODER ADDRESS, DEN
b FACE WR, MASK, COMPARAND, WI, WO
RESPONDER SELECT. RO
c CELL Wl.WO, RIN
From Figure 3.5, the FACE circuit is activated with the RESPONDER circuit at the
same time.
As shown in Figure 3.1 and Figure 3.3, the write cycle time of the FACE
and the RESPONDER are 52 ns and 58 ns respectively. Even though the outputs of
the FACE are available earlier than those of the RESPONDER, it does not cause any
problems. This was explained in Chapter II. So, the CAM write cycle step can be
reduced to three steps as shown in Table 3.
2. Read Cycle Timing Analysis
The reading operation can be sequenced as follows.
a. First, it turns on all tag bits by supplying the high SET.
b. Bv assianins RD. mask, and comparand, the masked MO and Ml signals are
available an^ passed to the row CELLs.
c. Usins MO and Ml sianals. the MISVIATCH sisnal is activated and is passed to
the RESPONDER thorough the row CELLs. ""
d. RO in the RESPONDER is activated.
e. SELECT FIRST operation is operated if needed.
f. Information which is read from the CELLs are shown on the data bus.
In this read cycle, no steps are overlapped and all sequence described above
are done sequentially.
a. FACE Read Cycle Timing Analysis
The outputs of the FACE, MO and Ml. are not available until the RD goes
to low during the read cycle. The total read cycle delay time in the FACE is the same
as the F.-XCE write cycle time and was measured as 52 ns.
32


















Fi2ure 3.5 CAM Write Cvcle Timina Diaarani.
jj
TABLE 4
READING SEQUENCE AND THE ACTIVE SIGNALS NAME
Step Active Circuit Active Signals
a RESPONDER SET, RO
b FACE RD, MASK, COMPAR.'XND, Ml, MO
c CELL Ml, MO, MISMATCH
d RESPONDER MISMATCH, RO, QOUT
e RESPONDER SF, RO, QOUT










Figure 3.6 FACE Timing Diagram in the Read Cycle.
b. CELL Read Cycle Timing Analysis
In the CELL, if MO and Ml are already masked in the face, the
MISMATCH output is available after 52 ns through an AND. 3-Input NOR and an
Inverter ( 15. 22 and 15 ns respectively) whether the RIN is available or not. The total
MISMATCH delay time of the CAM system depends on the word length because the
MO and Ml signals are supplied simultaneously and the .AND operation is done at the
same time in the whole CELL circuits. As a result, the total delay time to produce the
MISMATCH signal in the CELLs can be represented in the following equation.
Total MISMATCH delay time = (15 + 37N) ns










Figure 3.7 CELL Timing Diagram in the Read Cycle.
After RIN arrives from the RESPOXDER, the DOUT is available on the
data bus after 37 ns delay through AND gate 4P (15 ns) and OR gate 3P (22 ns).
Also, the RIN is supplied simultaneously to the same row CELLs. The data output of
the first word is not alTected by the SELECT FIRST operation. So the total delay
time required to show the data on the data bus is 15+ 22«(M — 1) ns, where M stands
for the number of words.
c. RESPOiWDER Timing Analysis in the Read Cycle
Setting RO to high takes at least 58 ns delay time by the SET signal. This
operation is mandatory in the read cycle and is done simultaneously in the
RESPONDER. During the read cycle, the MISMATCH is available in the CELL after
the matching operation. It takes 64 ns delay time to clear the RO if the MISMATCH
is high, and takes 87 ns to clear the QOUT, the QOUT of the last stage is available
through the OR gates and it takes 22»(M-1) ns after the MISMATCH clears
unmatched tag bits. At this time, the SELECT FIRST operation begins, and it takes
about 90 ns delay to clear the tag bits. The QIN in the first stage RESPONDER has
to be low because if QIN is high, it may be possible for the SELECT FIRST operation
to clear all the RO signals. And the first stage RESPONDER does not change its
signal by performing the SELECT FIRST operation.
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d. DECODER Timing Analysis in the Read Cycle
During the read cycle, the DECODER must keep in the inactive state
because the SELECT signalls not required during the read cycle. This action is done





















Figure 3.8 RESPONDER Timing Diagram in the Read Cycle.
e. CAM Timing Analysis in the Read Cycle
Figure 3.9 shows the CAM system read cycle timings. The timing values
shown in Table 5 were extracted from the timing diagrams of all the blocks explained
in the previous section.
All symbols are related to the read operation sequence except TQ which is also
included in step d). The total time required to read the information from the CAM
system is calculated by adding all timing values shown in Table 5.
Read Cycle Time = 272 4- 44M + 37N
where M stands for the number of words and N stands for the word length.
B. CAM TIMING SIMULATION
One of the purposes for simulation is to check that the expected results are
coming out of the circuit. For the same reasons, the CAM simulation is needed to
36




























Figure 3.9 CAM Timing Diagram in the Read Cycle.
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TABLE 5








TD 15 + 22(M-1)
ensure that the timing analysis done in the previous section is correct. Using those
timing values which are shown in Table 3 and Table 5 by substituting M as 4 and N as
8, the four word CAM simulation is done to check that the timing analyses are correct.
The simulation program for the SCALD system is listed in Appendix A. The
waveform diagram of the SCALD system CAM simulation in both the write and the
read cycles are shown in Figure 3T0 and Figure 3.11 respectively.
1. Four Word CAM Timing
All required timing values for the CAM writing and reading were described in
Table 3 and Table 5. M becomes 4 and N equals 8 since a four word CAM is used in
the simulation. The resulting timings for the CAM reading can be calculatedly
substituting M as 4 and N as 8 in Table 5 and are shown in Table 6. The total
required time for the CAM reading in calculated as 744 ns. The write cycle time is the
same as that in Table 3 because the CAM writing time is independent on the size of
the CAM. The following is the scenario of the CAM simulation. .AH numeric values
are represented in hexadecimal digits.
a. Select the sample data as 11. 33. 77 and FF.
b. Write 11 to CAM 0.
c. Repeat step b) until FF is written into CA.M word 3.
d. Read 11 from the CAM system.
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Figure 3.11 CAM Simulation Waveform Diagram (Continued).
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f. Test partial matching with the sample data 01 and 30.
g_ Do the unmatching test with the sample data 44.
TABLE 6










The results of the CAM simulation with the timing values of Table 3 for
writing, and Table 5 for reading did not show any problem and desired results appeared
on the anticipated lines. In the CAM simulation program listed in Appendix A, 100 or
200 ns is added to the end of each step. This is necessary* for the identification of each
step. The CAM read cycle time is calculated based on the results of the simulation and
those timing values appeared in Table 7. The more detailed throughput analysis will be
discussed in Chapter V.
C. RESTRICTIONS OF THE CAM SYSTEM
As calculated before, the read cycle time and the write cycle time is 209 ns and
2~2-?~N-44M ns respectively. Generally, there is no need to use special hardware,
i.e.. MMU. as is the case in the conventional memor\' system. The read operation of
the CAM IS the same as the searching operation of the conventional memon." system.
In the CAM system, it is necessan.' to consider the read and write cycle control
methods dilTerently because the read and the write cycle time are difierent and we can
not use the CAM system in the usual way in the present commercial CPUs. Also the
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TABLE 7
CAM READ CYCLE TIME BASED ON SIZE
SIZE(K) TIME(ms)
N = 8 N=16 N=32 N=64
0.25 11.8 12.1 12.7 13.9
0.50 23.1 23.4 24.0 25.2
I 45.6 45.9 46.5 47.7
2 90.7 91.0 91.6 92.8
4 180.8 181.1 181.7 182.9
8 361.0 361.3 361.9 363.1
16 1442.2 1442.7 1443.2 1444.4
64 2884.2 2884.5 2885.0 2886.2
SF signal generation is needed during the read cycle since the general purpose CPUs do
not support any special control signals during the read cycle. The other problem is
that the read cycle time of the CAM depends on the size of the CAM since the CAM
read cycle time is a linear function of M and N. As M and N grow, all signal timings
which were described before must be expanded for proper operation. Also, the basic
structure of the CAM does not support sequential data reading. To use the CAM as a
conventional memor>' which can do sequential read, CAM circuit modification is
needed.
In a conventional memor\' system, multiple word searching is possible. This
action may be difficult in the CAM system because the CAM system does not support
the sequential read. So, only if the CAM is used for single word table lookup can it
shows its full power.
All logic elements used in this thesis are TTL. So. if faster logic elements are
used for the CAM realization, i.e., ECL. the total delay can be reduced significantly.
The total number of gates are significantly increased in the CAM system. Each
CAM CELL needs two more gates than the conventional memory device [Ref 1], and
the extra FACE and RESPONDER circuits are needed. Even thoush hardware costs
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have decreased as VLSI techniques have developed, it is obvious that the CAM system
costs much more than the conventional memory system because the CAM requires
more gates.
There is no problem in the write cycle because the cycle time is independent of
the memorv' size. In the conventional TTL memorv' system, the memory access time
lies between 100 to 250 ns. If the same decoding circuitrv' used in the conventional
memor>' system is used in the CAM system, the total memorv' access time is changed
from 158 ns to 306 ns by adding 58 ns used in the RESPONDER to set the RO signal.
So, the writing cycle in the CAM can be adapted to any CPU without any problems.
As a summan.'. the restrictions of the CAM designed here are expressed in the
following statements.
• Special hardware is needed to control a CAM because the read and the write
cvcle time of the CAM are difTerent if the CAM is used in a diaital svstem
whose read and write cycle times are the same.
• SF signal generation is required.
• The CAM svstem does not support the sequential memorv read like instruction
fetching in the conventional memorv'.
• Multiple word searching is very hard.
• CAM requires more sates than the conventional memory svstem and it makes
the CAM system expensive.
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- 'IVreAM CONTROLLER DESIGN
In Chapter III, the CAM timing analysis was done and we found that some
special method is needed to control a CAM system due to the timing diflerence
between the write and the read cycle and the size dependent read cycle time. In this
Chapter, the CAM control methods and the design considerations are discussed. A
CAM controller is designed to simulate the whole CAM system in the following
Chapter. To use the CAM system correctly, the following methods may be considered.
• Expand the memor\' access time usin^ NOP instruction in microprocessors.
The SF signal generation is still required.
• Use special hardware, like a bit-slice microprocessor, as a CAM controller.
• Desisn special hardware which contains the SF generator and the WAIT state
generator to expand the memor\' read cycle time with the CPL'.
The first method is not attractive because using prolonged machine cycle
instructions is wasteful. The second method may be a good one if the CAM size is
large but it costs too much to develop a microprogram for a controller. If the CAM
size is relatively small, the last method may be chosen because it can be designed in
relatively short time and it costs little. A circuitry' for communication may be required
in the second and third methods to exchange signals between the processor and the
CAM system.
In this thesis, the CAM controller methods is chosen among the several
alternatives because the CAM size is small. Also, the standard bus in a PROLOG
system is used in the comparison for timings. The PROLOG system has a 4 MHz
ZSOA microprocessor and the system clock operates at 4 VIHz [Ref 4]. So, one T
state is 250 ns. The CAM controller is designed to control a four word CAM with a
word length o[ eight bits. .AH necessary timings in the CAM are adapted to the
standard bus timing. The PROLOG system timing diagram are posted in .Appendix C.
A. DESIGN CONSIDERATIONS FOR C.\M CONTROLLER
The followings are the considerations for the CAM system controller design in
this thesis.
• Calculate the required timing values for the CAM read cycle.
• Determine the number of WAIT states and design the W/\IT state requester.
• Design and generate the controller circuit including the SF generator and other




B. CAM CONTROLLER DESIGN
From the PROLOG s>'5ffem memor>' read cycle timing diagram, RD* goes low at
35 ns after the MEMRQ* is active. We can not do any operation until RD'' and
MEMRQ" are available. RD* stays low during the next 405 ns [Ref. 4]. As a result,
the CAM read operation can not be done in a standard memory' read cycle because the
CAM requires at least 744 ns delay. We need to generate WAIT back to the CPU to
expand the memory read cycle time. Because the CPU operates at 4MHz, we need at
least 2 WAIT states. RD* can stay low for 905 ns by adding two T states {500 ns).
Also, the SF signal must be generated at least 418 ns after RD* is active and stay high
during the next 156 ns. The TS used for setting the tag bit to high in the
RESPONDER is needed in the beginning of the read operation. In this thesis, the
SET operation is done separately. This means that an extra instruction, like OUT in
ZSO microprocessor, is used for the SET function. So, the total CAM read cycle time
is reduced to 686 ns by subtracting 58 ns from 744 ns. Here are the controller signal
names and their functions:
• DEN -- Decoder Enable signal. This sisnal is activated in the write cvcle only.
Durmg the read cycle, it is disabled to loV. It is active high.
• MCEN -- Mask and Comparand register Enable signal. During the read or
write cvcle. the mask and the comparand register hold information and pass it
to the CAM when enabled. It is active high.
• SF -- Select First signal.
• WAIT -- generate a WAIT signal to the microprocessor. It is active low.
• DOEN -- Output Enable signal. It becomes active in the read cycle only. It is
active high.
In the standard bus, the WAIT signal hold time before T2 goes low is at least 90
ns [Ref 4] and the WAIT hold time for the controller is 100 ns. For the second WAIT
state generation, low WAIT stays until the falling edge of T3 state (actually Tw state).
This time is measured as 415 ns and the second WAIT hold time is solved
autom.atically. The SF signal is generated at 570 ns after RD" goes to low. and stays
high during the next 125 ns while four word CAM requires 509 ns and 90 ns relatively.
This slight over tolerance for the timing values may not cause any problems because all
timing values described before are minimum time. If the higher frequency is used, we
can get more precise controller timing even though the circuit of the controller become
more complex. From Table 8. the WAIT signal is the same as the reverse of the Q4
state. To make MCEN, MEMRQ* is inverted and supplied to the mask and the
comparand register during the memory' read or write cycle. This is necessary' because if
45
it is activated during the write cycle, the input data may be mixed with the meaningless
CAM output and becomes garbage. Also, the DOEN signal realization is achieved by
combining RD* and MEMRQ'' because the data output is available in the read cycle
only. Table 9 shows the DEN signal truth table used in the memory write cycle.
The 8 Mhz clock is supplied to the D Flip Flop. In Figure 4.1, the fifth D Flip












Figure 4.1 CAM Controller Body.
This is necessar\' for a generalized controller design because we can not guarantee that
QOUT will be high or low at some specific time. So, the signal which is labelled as SF
depends on the SOME/NONE signal which coming from the RESPONDER. When
QOUT becomes the same as SOME/NONE activated, SF is high because DOEN is
already turned on. If QOUT is low, SF is never turned on even though the fifth Flip
Flop is high. From Table 8, Q4 state becomes high once again during the read cycle.
But, this active WAIT signal does not atfect the generation of the new WAIT states
because the microprocessor detects the WAIT request at the falling edge of the T2
state. .Also, this WAIT signal is transferred to the last D Flip Flop because the clock
operates all the time. To prevent unwanted SF signals from appearing in any other
machine cycle, the output of the fifth Flip Flop is ANDed with the DOEN. So. the
delayed SF signal will never show up in the other machine cycle. It will be activated
onlv in the read cvcle.
46
TABLE 8
- TRANSITION TABLE OF CONTROLLER
PRESENT STATE NEXT STATE
Q4 Q3 Q2 Ql QO Q4 Q3 Q2 Ql QO
1
1 1 1
1 1 1 1 1
1 1 1 1 1 1 1
1 1 1 1 1 1 1 I








This CAM controller was designed to control a four word CAM. If the word
length and the number of words becomes large, almost the whole circuit should be
modified for the correct timing except MCEN*, DEN* and DOEN generation
circuitn-'. So, for a general system, i.e., in which the CAM size can be increased
whenever the user wishes, a more generalized controller design procedure should be
developed. .As mentioned before, even though all timing values are satisfied to the
desired specifications, the output timing value approximates of the controllers are still



















Fisure 4.2 CAM Controller Circuit.
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Figure 4.3 Controller Write Cycle Timing Diagram.
49
Figure 4.4 controller Read Cycle Timing Diagram.
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TABLE 9
TRUTH TABLE FOR SIGNAL DEN
RD* WR= MEMRQ* DEN REMARK
Never happen
1 Never happen
1 1 Read cycle
1 1 Never happen
1 Write cycle
1 1 Never happen
1 1 Read or Write
1 1 1 Usual state
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V. CAM TIMING SIMULATION WITH THE CONTROLLER
In this Chapter, the CAM simulation with the controller designed in the previous
Chapter is done. The purpose of the simulation is to check the functionality of the
CAM interfaced to the microprocessor. Using the results of the simulation, the
detailed throughput analysis is discussed.
A. CAM SIMULATION WITH CONTROLLER
All required circuits including the CAM controller and necessary' timing analyses
were done in Chapter II through Chapter IV. Using those circuits, the final CAM
simulation is done. All necessar\' timing values are extracted from the results of the
CAM timing calculation done in Chapter III and the PROLOG system timing diagram
[Ref 4]. The mask and the comparand register are addressed by the output port and
1 respectively. To set the RESPONDER at the beginning of the read cycle, an OUT
instruction in the niicroprocessor is smiulated. but it can be implemented by another
port, such as port number 2. Here is the simulation scenario.
The sample data, 11, 33, 77 and FF in hexadecimal are selected and stored to
CAM words 0, 1, 2 and 3. To write the data into the CAM, the mask register is filled
with FF and the comparand register is set with the sample data 11. After setting up
the mask and the comparand register, the write operation is done by assigning to the
address bus and simulating the microprocessor memory read cycle. These steps are
repeated until the last data FF is written into CAM word 3. To read the data from the
CAM system, first the SET operation is simulated. After assigning a sample data II to
the comparand, and FF to the mask register, the microprocessor memor\- read cycle
with 2 WAIT states is simulated. This read operation is repeated until FF is read from
the CAM system. Finally, the partial matching is tested with the sample data 01 and
30.
Using the above sequence, the simulation was done and the SCALD system
simulation program is listed in Appendix B. The waveform diagram of the SCALD
system CAM simulation in both write and the read cycle are shown Figure 5.2 and 5.3
respectively.
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Figure 5.1 Simulation Circuit Diasram.
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Figure 5.3 CAM with Controller Simulation Waveform Diagram (Continued).
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B. THROUGHPUT ANALYSIS
To write information into the CAM system, we need to use at least one memory
write operation. la additions-two more output instructions are required to fill the mask,
and the comparand register before the memor\' write operation. So, a total of three
instructions are needed to write data into the CAM system. These additional two
output instructions may become a significant problem in the CAM system. But. the
additional two output instructions can be reduced to one output instruction by keeping
the mask register as FF (HEX) during the write cycle. Table 10 shows the sample
program for the conventional memory writing and Table 11 is provided for the CAM
writing. The contents of the accumulator in the CAM program are meaningless.
The total required time to write data into the conventional memon.' system is
calculated as 10 + 44M and 29 + 55M for the CAM system in T states [Ref 4]. The
write cycle time comparison between the CAM and the conventional memor\' is shown
in Table 12 and Figure 5.4.
While the memorv' read cycle time of the conventional memory is independent of
memor\' size, that of the CAM depends on CAM system size. However, the CAM
system requires 2 output instructions to fill the mask and the comparand register
before the read operation. These additional two output instructions can not be
reduced because we can not guarantee that the contents of the mask or the comparand
are always the same. Table 13 is a sample program for searching specific data in the
conventional memory system. The total required time is calculated as 17 + 53M,2 T
states in average. Table 14 is a CAVI system read operation simulation program. The
contents of the HL register in the last instruction are meaningless because the CAM
does not need address during the read cycle.
The total required time for the CAM reading is calculated as lOIT +
{56S + 44M) ns after the SET operation. Because the PROLOG system operates at 4
MHz. the total CAM reading time becomes 101 +• (568 + 44M)'250 T states. The read
cycle time comparison between conventional memor}' (R.AM) and the C.AM is shown
in Table 15 and Figure 5.5. All the above results, including the R.-\M reading and the
writing, was extracted from the C.A.M simulation programs shown in Table 10 to Table
11 and from Table 13 to Table 14.
As a result, conventional memor>' writing requires less time than the CAM
system since the R.A.M does not need output instructions while the C.AM has
significant time savine advantase over the R.AM in the read cvcle. This result is
56
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Figure 5.5 Comparison of CAM and Conventional Memon' Read Timing.
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natural because the data reading of the CAM is the same as the searching operation of
the conventional memory. If more powerful controller is designed, the CAM read
cycle time can be reduced "rnore. As seen in Table 12, the CAM write operation takes
almost one third more time than the conventional memory while the CAM read
operation takes only 1/45 to 1/150 of the conventional memory reading time. Figure
5.4 and 5.5 were drawn usina the results of Table 12 and Table 15.
TABLE 10
RAM WRITE PROGR.'XM FOR Z80
LD HL, MEMORYSIZE



















DONE: . . .
TABLE 12
CAM AND CONVENTIONAL MEMORY WRITE TIMING
Memory Size(K) Conventional Memor\' CAM Rate
0.25 10762 14109 I .317
0.5 21514 28189 1 .310
1 43018 56349 1 .3098
4 177042 225399 1 .3096
16 6SS138 901149 1 .3095
64 2752522 3604509 1 .3095
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TABLE 13
RAM READING PROGRAM ZSO
LD B, DATA
LD HL, MEMORYSIZE


























FOUND: . . . •
NOTFOUND: . . . •
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TABLE 15
CAM AND CONVENTIONAL MEMORY READ TIMING
Memor\' Size(K) Con\•entional Memon,' CAM Rate
0.25 6806 149 45.64
0.5 13585 194 70.03
1 27153 284 95.61
4 108561 825 131.59
16 434193 2987 145.36





The objective of this thesis was to design a simple CAM system and a CAM
controller. The following is the conclusions of this thesis.
The total number of gates required in the CAM system realization are much
more than the conventional memory system. So the hardware cost for design a CAM
system is more expensive than the conventional memory' system. The read operation
of the CAM system is the same as the searching operation of the conventional memor\'
system. This characteristic o[ the system has a great advantage when a particular item
is needed from a big data array. The CAM reading operation takes from 1/50 to 1,150
of the conventional memor\' read cycle time. The CAM, however, does not support
the sequential read like the regular instruction fetch. This disadvantage makes multiple
word searching difficult.
And the read cycle time of the CAM system is a linear function of the CAM size
while that of the conventional memop.' is independent of memory size. The CAM
write cycle operation does not have any problems when the CA.M is used with the
microprocessor if the comparand and the mask registers are provided. Because of this
read and the write cycle time difference, some special methods to control a CAM
system is required. The CAM controller selected among the alternatives and designed
in this thesis worked without any problems. The faster clock will make it possible for
the controller to generate more precise timing values. For a general system, a more
generalized controller design procedure should be developed because of the read and
the write cycle time dilTerence in the CA.M system.
B. RECOMMENDATIONS
The following recommendations will increase the performances o[ the CAM
system:
• Usins multi-input OR sates rather than 2-Input OR sates for transferrins
MISMATCH sisnal to "the RESPONDER. It will decreased the CAM read
cvcle time since 8 OR-sates delav time will be reduced to one or two sates
delay.
• Include the SET senerator in the controller. It will decrease the SET operation
from one instructron execution time to one quarter of a T state.
• Modifv the CAM circuits or the controller circuit to read the information
sequentially by assigning addresses.
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Modifv the controller to use the input instruction rather than the memon-' read
instruction for a CAM read if it is used in a microprocessor system. It will
decrease the required CAM read cycle time.






























































































































































































































































































































































































































































































































































































































































































































































































































































































































tDI Address delay from T1 clock no




Address setup before f.'EMRQ'- active
Address setup before RD* active











































tci Clock cycle t:me 250 —
tDI Address delay from T1 clock — 110
tHI Data hold time after WR* ends 60 —
1
tsi Address setup before MEMRQ* active 65 _
1
i
tS2 Address setup before WR" active 240
tS3 Address setup before data valid 175 —
!S4 Data setup time before V.'R* ends 300 —
>vi MEMRO' pulse width 415 —
tW2 WR* pulse width 220 —

































tci Clock cycle time 250 —
tDI Adaress delay from T1 ciock — no
tHI Data hold time after WR* ends —
tsi Address setup b-"jfore lORQ* active 180 —
tS2 Address setup before WR* active 205 —
tS3 Address setup before data valid 700 —
tS4 Data seiuD t:me before V.'R* ends 735 —
' tV/1 lORQ* pulse width 540 —
tv;2 VVR* pulse width 545
1
Figure C.4 Output Timing Diagram.
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